

December 1998 Revised February 2005

74VHCT14A Hex Schmitt Inverter

General Description

The VHCT14A is an advanced high speed CMOS Hex Schmitt Inverter fabricated with silicon gate CMOS technology. The VHCT14A contains six independent inverters which are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

Protection circuits ensure that 0V to 7V can be applied to the input pins without regard to the supply voltage and to the output pins with $\rm V_{CC}=0V.$ These circuits prevent device destruction due to mismatched supply and input/output voltages. This device can be used to interface 3V to 5V systems and two supply systems such as battery backup.

Features

- High speed: $t_{PD} = 5.0$ ns (typ) at $T_A = 25$ °C
- High noise immunity: V_{IH} = 2.0V, V_{IL} = 0.8V
- Power down protection is provided on all inputs and outputs
- Low noise: V_{OLP} = 1.0V (max)
- Low power dissipation:

 $I_{CC} = 2 \mu A \text{ (max) } @ T_A = 25 ^{\circ}C$

■ Pin and function compatible with 74HCT14


Ordering Code:

Order Number	Package Number	Package Description
74VHCT14AM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74VHCT14ASJ	M14D	Pb-Free 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74VHCT14AMTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT14AMTCX_NL (Note 1)	MTC14	Pb-Free 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74VHCT14AN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide


Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code. Pb-Free package per JEDEC J-STD-020B.

Note 1: "_NL" indicates Pb-Free package (per JEDEC J-STD-020B). Device available in Tape and Reel only.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description			
A _n	Inputs			
\overline{O}_n	Outputs			

Truth Table

Α	Ю
L	Н
Н	L

Absolute Maximum Ratings(Note 2)

$\label{eq:supply Voltage VCC} \mbox{Supply Voltage (V}_{\mbox{CC}} & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{DC Input Voltage (V}_{\mbox{IN}}) & -0.5\mbox{V to } +7.0\mbox{V} \\ \mbox{}$

DC Output Voltage (V_{OUT})

 $\begin{array}{ll} \text{(Note 3)} & -0.5 \text{V to V}_{\text{CC}} + 0.5 \text{V} \\ \text{(Note 4)} & -0.5 \text{V to 7.0V} \\ \text{Input Diode Current (I}_{\text{IK}}) & -20 \text{ mA} \end{array}$

Output Diode Current (I_{OK})

Lead Temperature (T_I)

(Soldering, 10 seconds) 260°C

Recommended Operating Conditions (Note 6)

Supply Voltage (V_{CC}) 4.5V to +5.5V Input Voltage (V_{IN}) 0V to +5.5V

Output Voltage (V_{OUT})

Operating Temperature (T_{OPR}) $-40^{\circ}C$ to $+85^{\circ}C$ **Note 2:** Absolute Maximum Ratings are values beyond which the device

Note 2: Absolute Maximum Katings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications

Note 3: HIGH or LOW state. \mathbf{I}_{OUT} absolute maximum rating must be observed.

Note 4: V_{CC} = 0V.

Note 5: $\mbox{V}_{\mbox{OUT}} < \mbox{GND}, \, \mbox{V}_{\mbox{OUT}} > \mbox{V}_{\mbox{CC}}$ (Outputs Active)

Note 6: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{CC} (V)	$T_A = 25^{\circ}C$			$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions	
Oyillboi			Min	Тур	Max	Min	Max	Units	Conditions	
V _P	Positive Threshold Voltage	4.5			1.9		1.9	V		
		5.5			2.1		2.1	V		
V _N	Negative Threshold Voltage	4.5	0.5			0.5		V		
		5.5	0.6			0.6				
V _H	Hysteresis Voltage	4.5	0.4		1.4	0.4	1.4	V		
		5.5	0.4		1.5	0.4	1.5	V		
V _{OH}	HIGH Level Output Voltage	4.5	4.40	4.50		4.40		V	$V_{IN} = V_{IL}$	I _{OH} = -50 μA
		4.5	3.94			3.80		V		$I_{OH} = -8 \text{ mA}$
V _{OL}	LOW Level Output Voltage	4.5		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	$I_{OL} = 50 \mu A$
		4.5			0.36		0.44	V		I _{OL} = 8 mA
I _{IN}	Input Leakage Current	0 – 5.5			±0.1		±1.0	μА	V _{IN} = 5.5V or GND	
I _{cc}	Quiescent Supply Current	5.5			2.0		20.0	μА	V _{IN} = V _{CC} or GND	
I _{CCT}	Maximum I _{CC} /Input	5.5			1.35		1.50	mA	$V_{IN} = 3.4V$ Other Inputs = V_{CC} or GND	
I _{OFF}	Output Leakage Current (Power Down State)	0.0			0.5		5.0	μА	V _{OUT} = 5.5V	

Noise Characteristics

Symbol	Parameter	V _{CC} (V)	T _A = 25°C		Units	Conditions	
C,			Тур	Limits	•		
V _{OLP} (Note 7)	Quiet Output Maximum Dynamic V _{OL}	5.0	0.8	1.0	V	C _L = 50 pF	
V _{OLV} (Note 7)	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.8	1.0	V	C _L = 50 pF	
V _{IHD} (Note 7)	Minimum HIGH Level Dynamic Input Voltage	5.0		2.0	V	C _L = 50 pF	
V _{ILD} (Note 7)	Maximum LOW Level Dynamic Input Voltage	5.0		0.8	V	C _L = 50 pF	

Note 7: Parameter guaranteed by design.

pF


(Note 8)

AC Electrical Characteristics $T_A = -40^{\circ}C$ to $+85^{\circ}C$ V_{CC} $T_A = 25^{\circ}C$ Symbol Conditions Min (V) Max Min Max Тур t_{PHL} Propagation Delay 5.0 7.6 1.0 9.0 C_L = 15 pF 5.0 ± 0.5 C_L = 50 pF t_{PLH} 6.5 9.6 1.0 11.0 ns V_{CC} = OPEN Input Capacitance 10 10 C_{IN} 2


Note 8: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC} (opr.) = C_{PD} * V_{CC} * f_{IN} + I_{CC} /6 (per gate).

11


Power Dissipation Capacitance





14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A




Physical Dimensions inches (millimeters) unless otherwise noted (Continued)










NOTES:


- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB_ REF NOTE 6, DATED 7/93
- B. DIMENSIONS ARE IN MILLIMETERS
- D. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1982


MTC14revD




14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14


Physical Dimensions inches (millimeters) unless otherwise noted (Continued)





OPTION 02





14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com